Module I Labs (Hardwares):
Introduction to Lab equipments
FPGA design using VHDL
Decoder design
Counter design
Interface keypad with LCD
Serial port communications
Module II Labs (Software):
MicroC/OS on PC
Semaphores
MSG Queues
Timer/Events
This site conforms to the following standards: